Regviz

Renesas Electronics /R7FA6M4AF /GPT164 /GTUDDTYC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GTUDDTYC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Renesas Electronics/R7FA6M4AF/GPT164/GTUDDTYC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)UD 0 (0)UDF 0 (00)OADTY 0 (0)OADTYF 0 (0)OADTYR 0 (00)OBDTY 0 (0)OBDTYF 0 (0)OBDTYR

UD=0, OADTYF=0, OADTYR=0, OADTY=00, UDF=0, OBDTY=00, OBDTYR=0, OBDTYF=0

Description

General PWM Timer Count Direction and Duty Setting Register

Fields

UD

Count Direction Setting

0 (0): GTCNT counts down

1 (1): GTCNT counts up
UDF

Forcible Count Direction Setting

0 (0): Not forcibly set

1 (1): Forcibly set
OADTY

GTIOCnA Output Duty Setting

0 (00): GTIOCnA pin duty depends on the compare match

1 (01): GTIOCnA pin duty depends on the compare match

2 (10): GTIOCnA pin duty 0%

3 (11): GTIOCnA pin duty 100%
OADTYF

Forcible GTIOCnA Output Duty Setting

0 (0): Not forcibly set

1 (1): Forcibly set
OADTYR

GTIOCnA Output Value Selecting after Releasing 0%/100% Duty Setting

0 (0): The function selected by the GTIOA[3:2] bits is applied to the output value when the duty cycle is set after release from the 0 or 100% duty-cycle setting.

1 (1): The function selected by the GTIOA[3:2] bits is applied to the compare match output value which is masked after release from the 0 or 100% duty-cycle setting.
OBDTY

GTIOCnB Output Duty Setting

0 (00): GTIOCnB pin duty depends on the compare match

1 (01): GTIOCnB pin duty depends on the compare match

2 (10): GTIOCnB pin duty 0%

3 (11): GTIOCnB pin duty 100%
OBDTYF

Forcible GTIOCnB Output Duty Setting

0 (0): Not forcibly set

1 (1): Forcibly set
OBDTYR

GTIOCnB Output Value Selecting after Releasing 0%/100% Duty Setting

0 (0): The function selected by the GTIOB[3:2] bits is applied to the output value when the duty cycle is set after release from the 0 or 100% duty-cycle setting.

1 (1): The function selected by the GTIOB[3:2] bits is applied to the compare match output value which is masked after release from the 0 or 100% duty-cycle setting.

Links

()

Register License

This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all applicable laws, including copyright laws.

THIS SOFTWARE IS PROVIDED “AS IS” AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability of this software. By using this software, you agree to the additional terms and conditions found by accessing the following link: http://www.renesas.com/disclaimer

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data